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[57] ABSTRACT
This invention provides a method and means for auto-
matically inspecting the surface of an object, such as
an integrated circuit chip, whereby the data obtained
by the light reflected from the surface, caused by a
scanning light beam, is automatically compared with
data representing acceptable values for each unique
surface. A signal output is provided indicative of ac-
ceptance or rejection of the chip. Acceptance is based
on predetermined statistical confidence intervals cal-
culated from known good regions of the object being
tested, or their representative values. The method can
utilize a known good chip, a photographic mask from
which the I.C. was fabricated, or a computer stored
replica of each pattern being tested.
12 Claims, 5 Drawing Figures
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CROSS CORRELATION ANOMALY DETECTION
SYSTEM
ORIGIN OF THE INVENTION
The invention described herein was made in the per- 5
formance of work under a NASA contract and is sub-
ject to the provisions of Section 305 of the National
Aeronautics and Space Act of 1958. Public law 85-568
(72 Slat. 435; 42 USC 2457).
BACKGROUND OF THE INVENTION '°
This invention relates to automatic testing systems
for determing the acceptability or non-acceptability of
an integrated circuit by reflected data obtained from its
surface, and more particularly to improvements 15
therein.
Microelectronic components intended for use in
electronic systems, where reliability and correctness of
the circuit layout is a rigorous requirement, require a
far more rigorous inspection than the conventional 20
electrical check-out. For example, where such elec-
tronic systems are to be used in extended space craft
missions, the requirements that the circuit must meet
are extremely strict. Over a long mission period, certain
physical faults and defects are likely to cause cata- 25
strophic failure. Components containing such defects,
although electrically qualified, must be weeded out to
obtain the degree of reliability required. Visual inspec-
tion to detect such faults and defects in micro circuits,
are performed by a human inspector. This takes a great 30
deal of time. The probability of human error occurring
because of the tedious nature of the assignment, eye
strain and the intense concentration required, indicate
the desirability for automating visual inspection.
In a copending application, filed for this inventor, en- ^5
titled "Automatic Visual Inspection System for Micro-
electronics," filed Sept. 27, 1973, Ser. No. 401,224,
there is described a system for automatically compar-
ing a reference and test chip and indicating whether or
not the test chip is acceptable. The use of a reference 40
chip, however, can cause problems with specific chips
being tested since chips made by different processes, or
having had different thermal histories, even though ac-
ceptable, exhibit different reflectance properties and
hence, even though acceptable, may be rejected. 45
OBJECTS AND SUMMARY OF THE INVENTION
It is an object of this invention to provide a novel and
unique method and means for receiving reflectance
data from a surface and automatically evaluating same.
Another object Of this invention is the provision of a
detection system which accurately evaluates reflec-
tance data, received from a surface which is being in-
spected, and provides an output indicative of accep-
tance or non-acceptance of the surface which has been
evaluated.
Yet another object of the present invention is the
provision of a microelectronic component inspection
system which does not require a reference chip or com-
 6Q
parison surface but operates from data.
The surface of a chip is comprised of areas of diffu-
sions, areas of metal, areas of oxide, and edges which
are transitions from metal to oxide, from oxide to
metal, and diffused to non-diffused regions. In accor-
 65
dance with this invention, a chip, from a run of test
chips, which has been determined as acceptable, as an
example only, has specific oxide areas and specific
metal areas scanned by a light beam to provide their re-
flectance values. Using standard statistical techniques,
statistical estimators are then calculated from the re-
flectance values. These estimators arc /n. cr-, and a.
Electrical analogs of these estimators are then ente'red
into a circuit arrangement in a specific way. to which
there are also applied reflectance signals from a chip
undergoing test. This circuit arrangement performs a
cross-correlation between the difference of data and
the test chip reflectance data and the test chip reflec-
tance data. It produces an output which is compared
with one of three threshold values, as determined by
whether the reflectance signal entered from the test
chip, at that time, is derived from a metal surface, or
from an oxide surface, or from an edge. The threshold
values are calculated from data derived by scanning the
original chip which is used for calculating the statistical
estimators. As a result of such comparison an indica-
tion is provided as to whether or not a chip is accept-
able and/or the degree of acceptability which was cal-
culated using a predetermined confidence interval.
The above-mentioned circuit arrangement deter-
mines the difference between two vector fields, A and
B, where the vector A is derived by scanning over a dis-
crete portion of a chip undergoing test and the vector
B is the calculated vector. A cross-correlation between
the difference between the two vector fields A and B
and the vector field under test, or the test chip, is then
derived. Then a crosscorrelation is performed between
the difference (A—C) with the test chip vector A. C is
a calculated rotation of the elements of the matrix used
in calculating B. This results in further increasing the
sensitivity to small differences between the two. If, for
example, matrix B and C are comprised of average val-
ues of metal and oxide respectively, this method in ef-
fect tests the data in two dimensions for the presence
of a valid edge. Since it has been determined that a nor-
mal (Gaussian) distribution is applicable to the reflec-
tance data, confidence limits based on the Gaussian
distribution can be applied to the test. The computa-
tion circuitry produces an output which represents the
indicated difference. This is compared with a threshold
to produce a signal indicating acceptance or non-
acceptance.
The novel features of the invention are set forth with
particularity in the appended claims. The invention will
best be understood from the following description
when read in conjunction with the accompanying draw-
ings.
BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1 is a curve illustrating the transfer function of
a tuned detector, in accordance with this invention.
FIG. 2a and 2b taken together is a block schematic
diagram of one embodiment of this invention.
FIG. 3 is a modification of FIG. 2 in accordance with
this invention.
FIG. 4 is also a modification of FIG. 2 in accordance
with this invention.
DESCRIPTION OF THE PREFERRED
EMBODIMENT
There follows a discussion of the logic behind an al-
gorithm which is also set forth in the previously re-
ferred to application, "Automatic visual Inspection
System for Microelectronics," which is provided in
order to afford a better understanding of this invention.
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In the discussion that follows, the reflectance data ob: (A- B)
. - . , . . , - , • t , . - I A D !tamed by scanning a portion of a line, a whole line, or IA- B \
a series of lines on a chip surface is treated as a vector
quantity. Thus, vector A is derived by scanning over
some discrete portion of the sample or test chip and 5
vector B is derived by scanning in identical fashion a
•corresponding portion of a reference chip. An illustra-
tion of this is as follows. The scan of a region of a chip
which is 2 X 22 provides a vector. A, for example, hav-
ing values 10
/i - B
= correlation coefficient (2)
[a, a2~\
":i «< J
Sensitivity to small differences is increased, since the
test comparison is made against the test chip rather
than between two very similar chips, the reference and
We similarly scan a 2 X 22 region of a reference chip l5 test ch'Ps-
A logical extension of the approach is to crosscorre-
late the difference (A—B) with test chip vector A, and
also with reference chip vector B. This may be stated
as:
/)| />•> 20
to obtain vector B.
The correlation coefficient between the two fields of
the vectors A and B can be expressed as their normal-
ized inner product:
IM -f il'ur
25
( A - B ) - B ^f^~A&
 \ ( A - B ) \ \Bl = cos*=:f~-B (3)
_i_^cos A ^ a__ L_g = |
 A | I /t 1= correlation coefficient ( 1 )
This is equivalent to saying cos of the angle between
A and K = \Ttaf \ftK
The scalar quantity thus obtained can be interpreted as
a measure of similarity between A and B, similarity
being taken to mean that no significant defect or fault
exists, and the extent of dissimilarity may be taken as
an indication of the presence of an anomaly which may
or may not be significant depending upon some thresh-
old criteria.
This approach, however, does not provide a satisfac-
tory solution when the differences between the vectors
are very small. The surface portions represented by
vectors A and B are always very similar even in the
presence of faults and defects. Another test, such as the
ratio of A and B must be made. Its most significant dis-
advantage is that the detection technique is relatively
insensitive to small fields such as a matrix of (1 X 2)
and hence yields poor detection results when applied to
integrated circuit inspection.
It is apparent that if the sensitivity to small differ-
ences could be increased, the number of data points
being processed would be minimized, and computing
requirements would be simplified. The probability of
finding small faults would be enhanced. It would then
be possible to perform the necessary arithmetic opera-
tions either in analog or digital form using 1C modules
instead of by use of a high cost computer.
An improved algorithm, which climates some of the
shortcomings of the above effects, is a cross-correlation
between the difference between the two vector fields A
and B and the suspect vector field, which is the test
chip. This may be stated as:
Sensitivity to small diferences is further increased be-
cause two tests are made, one against the test chip and
the second against the reference chip. Computations
can be simplified by squaring the terms.
35 If the difference (A— B) correlates with vector A of
the test chip to a greater degree than to vector B of the
reference chip and A is greater than B, then it is appar-
ent that the anomaly is sited in the test chip and not in
the reference chip. Conversely, if A is less than B then
the angle between the difference vector (A— B) and
vector A is again smaller than the angle between (A— B)
and vector B. However, the dot product of the right
hand number of equation (3) is greater than the left
and a negative resultant is obtained. Thus, the sign of
the arithmetic difference between the correlation coef-
ficients is a definite indicator of the source and nature
of the difference between vector fields A and B, and the
magnitude of this value can be interpreted as a measure
of disimilarity. It is possible to assign a threshold which
,Q indicates the significance of the anomaly. It is also pos-
sible to classify the defect. Thus, the detection algo-
rithm may be stated as:
4Q
45
55
60
«T r v A-*]-
J.- L"-^ . J ='' (4)
Condition Fault Location ± Output
Case 1
Case 2
Case 3
Case 4
A<ti
A>H
A>H
A<H
B
A
B
A
Not required.
Positive
Not required.
Negative
B
B
is reference
is reference
A system which operates in accordance with the fore-
going algorithm is shown, described and claimed in the
aforesaid application "Automatic Visual Inspection
3,908,118
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System for Microelectronics." In accordance with this (such as 4) is assumed, then a solution to the algorithm
invention, a single chip is selected from a run of a man- shown in equation 5 is obtained, which is plotted
ufacturing process to be tested. Data to be used for against the values assumed for A. The resulting curves
testing is derived from this chip, which has been opti- for metal and oxide are shown in FIG. 1 of the draw-
cally determined to be acceptable. Thus, an arrange- 5 ings. The value of K selected determines the closeness
ment in accordance with this invention makes a refer- of the approach of the curves to the vertical. That is,
cnce chip unnecessary. for K equals 1, the curves approach a horizontal line
The transfer function of a tuned detector (output more than they do a vertical line, thus the sensitivity of
versus input) suitable for the indicated purpose, again, a detector, whose transfer function these curves repre-
may be mathematically expressed as: 10 sent, may be altered by the value selected for K.
The algorithm outputs over an acceptable range for
metal and for oxide, which was actually measured, is
x __ A_KH ^ __ A_y,. also shown in FIG. 1, as well as the locations of calcu-
Outpui = a>s--^d
 A -cos- -^—^A (5) iated metal-oxide or oxide-metal edges or transitions.
15 Referring now to FIG. 2 of the drawings, there may
where this time, A equals the reflectance data from a be seen a schematic drawing of one embodiment of the
chip, undergoing a test, (this may be a 1 X 2, a 2 X 2 invention, which compares the data derived, as ex-
vector, or even a 3 x 3 vector). plained above with a chip under test. Any arrangement
B equals measured reflectance data from a chip, se- for producing two scanning light beams wherein the di-
lected, as indicated above, which is used to calculate 20 ameter of one of the light beams is small enough to scan
the average vector components. It should have the the details of the topography of the surface of a micro-
same number as is used for obtaining the vector A rep- electronic chip, may be employed. A further require-
resentative of the metal to oxide transition. An cmpiri- ment is that provision must be made for obtaining the
cally determined constant K is then applied as a multi- reflectance beam. A suitable arrangement is described
plier to optimize the value of B and C. 25 and shown in the previously mentioned application.
Exemplary of this, a number of reflectance readings "Automatic Visual Detection System for Microelec-
are taken from the metal surface of the chip (M) and tronics,"by this inventor.
the oxide surface of the chip (O). From this informa- A light beam generator 10 has its output directed at
tion an average value for the metal and oxide are in- a scanning generator 12. The scanning generator is any
serted in the matrix ^ suitable arrangement, either of mirrors or crystals,
which can cause a light beam to have a desired scan-
ning motion. The scanning generator 12 is driven in re-
1" ~| spouse to the output pulses from a sync pulse generator
\M o = "'I 14. The sync pulse generator output, which causes the
*- -I 35 scanning generator to move an increment of motion for
When each of the terms of this matrix are used subse- each pulse, also drives a cyclic counter 16.
quently in-calculations, they are multiplied by the con- The scanning generator output is applied to a beam-
slant K. splitter, 18, which causes the light beam received from
C equals a rotation of the 2 X 2 or 3 x 3 elements cal- the scanning generator to be split into two scanning
culated for H, i.e., beams respectively 20, 22. The light beam 20 is di-
rected at the surface of a microelectronic circuit chip
p -, 24, causing a reflectance beam 26, which is directed at
\M o
 = c a photo-detector 28.
L J The items constituting the matrix B, are each respec-
. . . „ , , . j • i i lively represented by the values b,, b,, b3, and b., whichAs with 6, when the matrix terms are used in calcula- J K . . ' ' . , *
, . . .. , , „ . are determined in the manner previously described,
tions they are multiplied by AC.
 Each one Qf ^ .g mult j ,jed
F
 b the
 y
constant K
With this arrangement, ,t is necessary to calculate a
 which .g the jrica|, detei^ined cyonstant lied as
threshold, or the upper and lower limits which a chip . • • i_ r <• iT j
' ,
 K K
 . . . . . . . r a multiplier to optimize the performance of the detec-being scanned must pass, i.e., for its metal regions, tor 50 : _.r . ,,„-,- .. . , ... ,„ ,,6
., . ^f . ' . „ ". ., , tor. Thus, in FIG. 2, the rectangles respectively 30,32,its oxide regions, and for its edge regions. Such thresh- . ! B . r . ,
. . . . . . . . 7 *• ii • r i 34, 36, each comprises a source of potential, such as a
old calculation is made using the following formula: "; r .6 6
 battery connected across which there is a potentiom-
eter. The output of each of the potentiometers is cstab-
• p ± k r r
 Sc lished to provide a voltage having an amplitude respec-
Threshoid = ian- ^^ k c r . «>> 55 tively equal to Kh t, Kb2, Kb3, and Kb<. These outputs
are respectively connected as a first input to And gates
Where Jl is the average value for metal, or oxide, 38, 40, 42, and 50. All of the And gates outputs are ap-
whichever is being calculated, a- is the standard devia- plied to an Or gate 52.
tion estimator, for metal or oxide, whichever is being The second required input to the respective And
calculated. The data for both of these is derived from gates 38 through 50 comprises the respective output
the data obtained for calculating B. "K" is a coefficient counts of the cyclic counter 16, respectively counts 1,
determined by the confidence value desired (e.g., 1.96 2, 3, and 4. Thus, as the light beam 20 scans the surface
= k for 95% confidence). of the chip 24, and such scan should have the same
If, after the values of B and C have been determined,
 65 scan pattern as the scan on the original chip from which
values for the A vector are assumed for reflectance the values for the R matrix were derived, a value of the
from oxide and then for reflectance from metal, rang- B matrix will be provided for each element of the test
ing from a minimum angle to 90°, and a value of K chip which is scanned. The output of the Or gate 52 is
3,908,118
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designated as Kh:. The output of the photo-detector 28, face of an acceptable chip, for example, the chip or
which is derived from scanning the test chip, is desig- chips which were used for calculating the B matrix val-
nated as a,. ues. It provides topographic information indicative of
The calculated values of the C matrix, are rcspec- when the scanning light beam is scanning the metal re-,
lively designated as c,, t-2. r:!, and c-., and each one of 5 gion of the surface, or the oxide region of the surface,
these is multiplied by the empirically determined con-
 Or the edge region of the suface. Such information may
slant K. Thus, each one of the rectangles 54, 56, 58, also be provided by the mask used in the manufacture
and 60 represents a potential source having a value de-
 of the chip. All that is required is that the indicated in-
termined by the value of the respective Kc,, Kc,, kc3, formation be provided in a manner so that the light
and Kc,. Each one of these potentials is respectively ap- 10 which passes through photograph 104 if it is a transpar-
plied to an And gate respectively 62, 64, 66, and 68.
 cncy or which is reflected from the surface if it is not
The second input to these And gates constitutes the
 a transparent photograph, can be detected by either a
counts 1,2, 3, and 4, respectively, from the counter 16.
 meta| photo-detector 106, an oxide photo-detector
The outputs of all of these And gates is collected by an
 10g5 or an cdgc photo-detector 110. If the photograph
Or gate 70. The output of the Or gate 70 is designated 15
 js in co|or this is quite simp,e sjnce co,or filters may be
as
 *
Ci-
 used with each photo-detector so that only the color
From the foregoing, it will be seen that for each ele- associated with the metal, oxide, or edge will pass
mental input a, to the subsequent circuitry, there is an
 through to the associated photo-detector. If the photo-
elemental input Kb, and KCj which has been calculated graph is black and white ,hen an arnp|jtude detection
from information derived from a chip. 20
 system must fee cmp,oyed wherein ,he outpu, of a sjn.
The output of the photo-detector, is applied to a sub- ,e photodetector is amplitude detected to produce
tractor 72, a multiplier 74, a multiplier 76, and a sub-
 three different level signals which are the three unique
tractor 78. A second input to subtracter 72 is the out- signals
put of the Or gate 52. A second input to the subtractor ,f desired a reference chi be used to jde
78 is the output of the Or gate 70. The subtractor 72 25 ^  ^.^ .. „ J^J,^
 Dlscrl^in.dllon
applies its output, constituting a( - Kb, to a squarer c,r- as t<j whether the u m reflected from the surface of a
cuit 80, and also ,s a second input to the multiplier cir-
 reference chi emanates from a metal, oxide or edge
cuit 74. The output of subtractor 78 constituting a,-
 bg done look at {he ,itude of the
Kc; is applied to a squarer circuit 82, and also to the 5 . . . _. /. , .. , . . . ~ ,
... .. . . _,
n
_. ,. , . . . . in reflected signal. The high amplitude signal is reflected
multiplier circuit 76. The output of the multiplier cir- J (J , , • ... ., , .0
. J". ..... , , [. . •• j • from the metal region and is used to enable gates 118
cuit 74, constituting a,(a,, — kb t), is applied to an inte- , ,,_ , ... . , . , , • ,,r .OA -r-t. . VL. I- i- ~i* • • and 120, when it is detected. A signal derived from thegrator 84. The output of the multiplier 76, constituting ., ... . ,• . . . . • j0
. „ , . ,. . . • . . a! oxide region is lower in amplitude than the one derived
a,(aji — Kfi), is applied to an integrator 86. e . "
The output of the squarer 80, constituting (a, - Kh,)* *°m *e ™tal reS'on and IS "fd * enabl* gatCS 12,2'
is applied to another integrator 88. The output of inte- " 124. The edge region are usually diffuse and the amph-
grator 84, comprising la^a, - Kb,) is applied to a tude of the S18nal obta'ned is between that obtained
squarer circuit 90. The output of the integrator 86, from mfal andoxid4 regions. This ,s used to enable
comprising 93 at(a, ~Kc,) is applied to an integrator 92. 8ates 126 and r128' F'Gu 3 '""strates how this may be
The output of the squarer circuit 82, comprising (a, done' The surface of the reference ch'P 134 (whlch
-Kc,)* is applied to an integrating circuit 94. 40 may also represent an opaque photograph) is scanned
The output of the integrator 88, comprising S(a, - b^ the second !'8ht beam 22 simultaneously with the
Kb,)* is applied to a divider 96. The output of the scanning of the surface of the chip under test. Photocell
squarer 90, comprising [ 2a,(a, - Kb,) ]2 is applied to the 136 con verts the amplitude modulated light signals it
divider 96. The output of the integrator 92, comprising receives into electrical signals. These signals are ap-
[2fl,(a, - Kc,)]* is applied to a divider 98. The output 45 Plied to three level discriminators respectively 137,138
of the integrator 94, comprising 2(a, - Kc,)* is applied and 139 for metal oxide and edge. These discriminators
to the divider 98. provide output signals which can be used to enable one
The outputs of the respective dividers 96 and 98, of the three sets of And gates when they receive the
constitute the first and second terms or functions which proper input signal indicative of an oxide, metal or
are shown in equation (5) in the application. These are 50 edge region being scanned.
applied to a subtractor 100. The output of the sub- The ranges of acceptance, which have been calcu-
tractor constitutes a signal which represents the corre- lated, in accordance with equation (6) for metal, oxide,
lation factor of the chip 24 relative to the data B and or edge, are represented as the range of voltages be-
C. The circuitry described thus far represents a detec- tween positive and negative potentials whose levels are
tor circuit whose transfer function is represented in set by potentiometers connected across suitable volt-
FIG. I. It yet remains to be determined whether or not age supply sources. The metal reference range positive
the calculated correlation factor is within the range of and negative potentials are represented by the rectan-
acccptability which has been calculated. To deter- gle 112. The oxide reference range positive and nega-
mined this, the output of the subtractor 100 is applied live potentials are represented by the rectangle 114.
as one input to a comparator 102. The comparator The edge reference range positive and negative poten-
compares the value of this signal, which can have a pos- tials are represented by the rectangle 116.
itive or negative value with two inputs which establish The positive output from the rectangle 112 is applied
the range of acceptability for metal, for oxide, or for to an And gate 118. The negative output of the rectan-
cdge.
 ftc gle 112 is applied to an And gate 120. The positive out-
The second light beam 22, from the beamsplitter 18, " put of the rectangle 114 is applied to an And gate 122.
is used to scan a reproduction 104. This reproduction The negative output of the rectangle 114 is applied to
may be, for example, a photograph, in color, of the sur- an And gate 124. The positive output of the rectangle
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116 is applied to an And gate 126. The negative ouput
of the rectangle 116 is applied to an And gate 128.
The enabling input to the And gates 118 and 120 is
the output of the metal photo-detector 106. An en-
abling input to the And gates 122 and 124 is the output 5
of the oxide detector 108. An enabling input to the And
gates 126 and 128 is the output of the edged photo-
detector 110.
The positive outputs from And gates 118, 122 and
126 are connected together and applied to a positive 10
input of the comparator 102. The negative outputs of
the And gates 120, 124 and 128 are connected together
and applied to the comparator 102.
The comparator 102 may comprise any arrangement
for determining whether or not an input voltage is 15
within the range limits established between a positive
and a negative voltage. This is a well known type of
comparison, and may be performed, for example, by
using two differential amplifiers, one of which is biased
by the positive input from the And gates so that in 20
order for it to provide an output, the input from the
subtractor 100 must exceed a positive bias. The other
differential amplifier is biased by the negative input
from the And gate in such a manner so that the ampli-
fier wil l not provide an output unless the input received 25
from the subtractor exceeds that negative bias. Thus, in
the absence of an output signal, the test chip is accept-
able. A display unit, 130, receives the output of the
comparator 102 and provides an indication that can be
any desired type of signal in response to an input signal, 30
indicative of the fact that the chip under test is defec-
tive. The display unit can be a light display or a cathode
ray tube display, or even a counter which counts the
number of times a chip being scanned is out of toler-
ance. -^
FIG. 4 is a block schematic drawing of a modification
of FIG. 2, in accordance with this invention. It is per-
fectly feasible to store the topographic data as a series
of numbers, representing a chip surface in a computer
memory. Such data is stored in memory 140. One num-
ber represents metal, another oxide and a third edge.
These numbers are stored in locations in memory so
that they can be called out in a correct sequence as the
test chip is being scanned. Signals from the sync pulse
source 14, which is the same source as shown in FIG.
2, are applied to the address circuits 142 of the memory
which causes the memory 140 to sequentially read out
into an output register 144, the numbers indicative of
whether the beam scanning the test chip should be on
metal, oxide or edge.
Decode gates 146 decode each of the digital numbers
in the output of the output register into one of three sig-
nals. This can be a signal indicative that a metal surface
should be scanned at that time, which signal wil l enable
gates 118 and 120, or indicative that an oxide surface
should be scanned at that time, which enables gates
122, 124, or indicative that an edge region should be
scanned, which enables gates 126, 128.
The remainder of the circuits are as shown in FIG. 2.
The circuits in FIG. 4 climate the need for a second
scanning beam, a photograph or chip and the metal,
oxide and edge, photo-detectors, respectively 106, 108,
and 110.
It should be appreciated that all of the circuits shown
in FIG. 2, that is. the circuits for providing the Kh, sig-
nals and the Kc, signals, as well as the "topographic"
signals (as shown in FIG. 4). the detector circuits, and
40
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the comparator and its associated circuits may all be
encompassed wi th in a digital computer and the entire
comparison process can be carried out by program-
ming the computer properly. This would require the es-
tablishment of Khj. Kci and the reference range signals
as digital signals, which arc stored in memory and
called out for use in the manner described. The output
of photo-detector 28 is applied to an analog to digital
computer, the output of which is entered into the com-
puter. Also required for entry are the synchronizing sig-
nals out of sync pulse generator 14.
From the foregoing, it should be appreciated that the
system described does not need an integrated circuit as
a reference, it need only know the principle surface it
should be investigating. The circuit arrangement is
"tuned" for inspecting a particular type of surface pro-
duced by a particular type of heat treatment by the cal-
culated information derived from the data obtained by
scanning an acceptable sample of a run. In this manner,
the inspection arrangement is optimized!
There has accordingly been described and shown
herein, a novel and useful arrangement for determining
the acceptability of a microcircuit chip, automatically,
employing data in place of a reference chip.
What is claimed is:
1. In a system for inspecting the surface of a test chip
by deriving reflectance signals from a reflectance beam
caused by scanning the surface of said test chip with a
scanning light beam, using, as criteria for such inspec-
tion, data derived from an acceptable chip or chips,
said data being in the form of a plurality of calculated
terms arranged in a predetermined pattern in a first ma-
trix, a rotation matrix of said first matrix, and accept-
able ranges for metal, oxide and edge regions of said
chip, the improvement comprising
means for generating a plurality of first signals each
representative of the product of K and a different
on of said terms in said first matrix, where K is a
constant selected to provide a desired inspection
sensitivity,
means for generating a plurality of second signals
each representative of the product of K and a dif-
ferent one of said terms in said rotation matrix,
means for generating a plurality threshold signals re-
spectively representative of said acceptable ranges
for metal, oxide and edge regions,
means for simultaneously and sequentially selecting
each of said plurality of first signals and said second
signals as each element of the surface of said test
chip is scanned by said scanning beam,
means for representing the surface regions of an ac-
ceptable chip,
means for deriving from said means for representing
the surface regions of an acceptable chip in syn-
chronism with the surface scan of said test chip sig-
nals representative of the region of the surface of
an acceptable chip that should be scanned at that
time by said scanning light beams,
means responsive to said signals representative of the
region of the surface of an acceptable chip for se-
lecting the threshold signals for the region repre-
sented from said means for generating a plurali ty of
threshold signals,
means responsive to said first signals, said second sig-
nals and to said reflectance signals from said chip
for generating a first function signal representative
of the function
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and a second function signal representative of the func- and a second function signal representative of the func-
tion lion
(.4 - KO
A
10
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where a, represents said reflectance signals, b, repre-
sents said first signals, c, represents said second signals
and K is said sensitivity constant,
means for subtracting the first function signal from
the second function signal to produce a difference
signal, and
means for comparing said difference signal with said
selected threshold signals for determining whether
or not said chip passes inspection.
2. In a system as recited in claim 1 wherein said
means for representing the surface regions of an ac-
ceptable chip includes a photographic representation
of an acceptable chip.
3. In a system as recited in claim 1 wherein said
means for representing the surface regions of an ac-
ceptable chip comprise means for storing signals repre-
sentative of the surface of an acceptable chip in a distri-
bution corresponding to that of said surface region.
4. In a system as recited in claim 1 wherein said
means for representing said surface regions of an ac-
ceptable chip comprises an acceptable chip.
5. In a system for inspecting the surface of a test chip
by deriving reflectance signals from a reflectance beam
caused by scanning the surface of said test chip with a
scanning light beam, using, as criteria for such inspec-
tion, data derived from an acceptable chip, or chips,
said data being in the form of a plurality of calculated
terms arranged in a predetermined pattern in a first ma-
trix, a rotation matrix of said first matrix, and accept-
able ranges for metal, oxide and edge regions of said
chip, the improvement comprising
means for generating first signals each representative
of the product of AC and a different one of the calcu-
lated terms in said first matrix, where K is an empir-
ically determined sensitivity constant,
means for generating second signals each representa-
tive of the product of K and a different one of the
terms in said rotation matrix,
meant for generating a plurality of threshold signals
• respectively representative of said acceptable
ranges for said metal, oxide and edge regions of
said chip,
means for simultaneously selecting said first signals
and said second signals sequentially as each ele-
ment of the surface of said test chip is scanned by
said scanning beam,
means for selecting the threshold signals correspond-
ing to an acceptable range for the part of the sur-
face of the test chip being scanned,
means responsive to said first signals, said second sig-
nals and to said reflectance signals from said chip
for generating a first function signal representative
of the function
where a, represents said reflectance signals, b, repre-
15 sents said first signals, c, represents said second signals
and K is said sensitivity constant,
means for subtracting the first function signal from
the second function signal to produce a difference
signal, and
20 means for comparing said difference signal with said
selected threshold signals for determining whether
or not said chip passes inspection.
6. In apparatus as recited in claim 5 wherein said
means for generating said first function signal includes
25 means for subtracting said first signal from said re-
flectance signal to produce a first difference signal,
means for multiplying said reflectance signal with
said first difference signal to produce a first prod-
uct signal,
30 means for squaring said first difference signal to pro-
duce a first squared signal,
means for integrating said first squared signal to pro-
duce a first integrated signal,
means for integrating said first product signal to pro-
35 duce a second integrated signal,
means for squaring said second integrated signal to
produce a second squared signal, and
means for dividing said first integrated signal by said
second squared signal to produce said first function
40
 signal.
7. In apparatus as recited in claim 5 wherein said
means for generating said second function signal in-
cludes
meant for subtracting said second signal from said re-
45
 flectance signal to produce a second difference sig-
nal,
means for multiplying said second difference signal
by said reflectance signal to produce a second
product signal,
- means for integrating said second product signal to
produce a third integrated signal,
means for squaring said third integrated signal to pro-
duce a third squared signal,
means for squaring said second difference signal to
produce a fourth squared signal,
means for integrating said fourth squared signal to
produce a third integrated signal, and
means for dividing said third squared signal by said
fourth integrated signal to produce said second
function signal.
8. In a system as recited in claim 5 wherein said
means for selecting said threshold signals includes a
transparency constituting a representation of the sur-
,
 5 face of said test chip wherein the metal regions, the
oxide regions and the edge regions produce a sepa-
rately identifiable modulation of light passing through
said transparency.
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means for scanning said transparency with a light
beam simultaneously and in synchronism with the
scanning of said test chip,
means for detecting the modulated light beam pass-
ing through said transparency and producing a 5
metal identifying signal, or an oxide identifying sig-
nal, or an edge identifying signal in response
thereto, and
means responsive to the one of said identifying sig-
nals which is obtained for selecting the associated 10
threshold signals to be applied to said means for
comparing.
9. In a system as recited in claim 5 wherein said
means for selecting said threshold signals includes
means for storing signals representative of the surface 15
regions of an acceptable chip in a distribution corre-
sponding to that of said surface regions,
means for sequentially reading out of said memory
said signals representative of the surface regions of
said acceptable chip while simultaneously scanning 20
the surface of said test chip, and
means responsive to each one of said signals repre-
sentative of the surface regions which is read out of
said memory for selecting the associated threshold
signals to be applied to said means for comparing. 25
10. In a system for inspecting the surface of a test
chip by deriving reflectance signals from a reflectance
beam caused by scanning the surface of said test chip
with a scanning light beam, using, as criteria for such
inspection, data derived from an acceptable chip or 30
chips, said data being in the form of a plurality of calcu-
lated terms arranged in a predetermined pattern in a
first matrix, a rotation matrix of said first matrix, and
acceptable ranges for metal, oxide and edge regions of
said chip, the improved inspection method comprising 35
generating a plurality of first signals each representa-
tive of the product of K and a different one of said
terms in said rotation matrix, where k is a constant
selected to provide a desired inspection sensitivity,
generating a plurality of second signals each repre- 40
sentative of the product and a different one of said
terms in said transpose matrix,
generating a plurality of threshold signals respec-
tively representative of said acceptable ranges for
metal, oxide and edge regions, 45
simultaneously and sequentially selecting each of
said plurality of first and second signals as each ele-
ment of the surface of said test chip is scanned by
said scanning beam,
generating in synchronism with the surface scan of 50
said test chip signals representative of the region of
the surface of an acceptable chip that should be
scanned at that time by said scanning light beam,
selecting the threshold signals indicated by said sig-
nals representative of the region of the surface of
an acceptable chip that should be scanned at that
time,
generating, responsive to said first and second signals
and to said reflectance signals from said chip, a first
function signal representative of the function
(A - KH)
A |2a,(u,- Kh,) \ - '
and a second function signal representative of the func-
tion
(A- KC)
A
where at represents said reflectance signals, ft, repre-
sents said first signals, c/ represents said second signals
and K is said sensitivity constant,
subtracting said first function signal from said second
function signal to produce a difference signal, and
comparing said difference signal with said selected
threshold signals for determining whether or not
said chip passes inspection.
11. In a system as recited in claim 10 wherein said
step of generating in synchronism with the surface scan
of said test chip signals, signals representative of the re-
gion of the surface of an acceptable chip that should be
scanned at that time comprises
scanning a photographic representation of an accept-
able chip with another light beam in synchronism
with the scanning of the surface of said test chip to
provide light signals modulated by said photo-
graphic representation,
detecting said modulated light signals to provide sig-
nals indicative of either an oxide region or metal
region or edge region being scanned.
12. In a system as recited in claim 10 wherein said
step of generating in synchronism with the surface scan
of said test chip signals, signals representative of the re-
gion of the surface of an acceptable chip that should be
scanned at that time comprises
storing signals representing the surface of an accept-
able chip, and
reading said stored signals out in synchronism with
the scanning of the surface of said test chip.
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